Report this job

---

What is the problem? *

Incorrect company
Incorrect location
Job is expired
Job may be a scam
Other

Vector Atomic is building quantum devices for applications including GPS-free navigation and timing, geophysical exploration, and telecommunications. We are focused on delivering near-term products that take advantage of the exquisite properties of quantum systems. Our devices are designed with the form, fit, function, and cost for the real world. Our rapidly growing team of 40 brings an innovative but practical approach to developing quantum devices. If you'd like to work on transformational technologies in a dynamic, team-oriented environment, come join our team!

What You'll Do

• Work with a cross-functional team of physicists, electronics engineers, and firmware engineers to design next-generation quantum instruments.
• Code, simulate, and verify RTL designs for FPGAs. Will be responsible for designing a wide range of RTL modules. Including modules for signal processing and control algorithms. Also responsible for interfacing to external peripherals.
• Integrate 3rd party IP modules into design.
• Write testbenches to verify modules.
• Work with hardware engineers on PCB board bring-up and debug. Develop test scripts assist with validation and document results.
• Write clear technical documentation to describe your work.
• Develop testing procedure to verify system requirements.
• Contribute to continuous improvement of our development process by writing task tickets (Jira).
• Describe your work in code reviews, project reviews and retrospectives.

Requirements

What We're Looking For

• BSEE/MSEE Degree with substantial course/lab/intern work in FPGA/ASIC coding. Other technical degrees will be considered, with 2+ years of directly relevant training/experience.
• US citizenship or Permanent Residency (Green Card) required by US export control laws.
• Must be comfortable working in a laboratory environment.
• Ability to communicate effectively with coworkers and collaborators, both written and verbal.

Required expertise:

• RTL coding experience in either VHDL, Verilog and/or SystemVerilog.
• Develop end-to-end FPGA projects using vendor EDA tools for Xilinx, Altera or Lattice FPGAs.
• Write testbenches to identify bugs and validate designs.
• Read and interpret electronic schematics of custom PCBs.
• Coding scripts for languages such as Python or TCL.
• Writing constraints for timing verification.

Nice-to-have expertise:

• Firmware coding in C/C++ for SoC designs to assist with verification.
• Writing assertions to validate an RTL design.
• Coding for Formal Verification.
• Verification libraries and tools such as UVVM, UVM, OVM, etc.

Benefits

At Vector Atomic we value teamwork, open and honest discourse, and work-life balance. We are an employee-owned company with competitive compensation and benefits including:

• Platinum-level family health coverage (medical, dental, vision)
• Health & Dependent Care Flexible Spending Accounts
• Employer 401(k) contributions
• 20 days Paid time off and 10 paid holidays
• Paid parental leave
• Stock ownership plan
• Fully stocked kitchen

Pay Range
We provide market-competitive compensation packages, inclusive of base pay, performance bonus, benefits, and equity. The pay range for this position is $95,000 - $125,000 including annual bonus. It's atypical to be hired at the top end of this range for the role, as actual pay is based on several factors, including job-related knowledge, skills, and experience level.

Vector Atomic is an equal opportunity employer and we welcome applications from all backgrounds regardless of race, color, religion, sex, national origin, ancestry, age, marital status, sexual orientation, gender identity, veteran status, disability, or any other classification protected by law.

Vector Atomic does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or HR team.